

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more](#) ▼

[Sign in](#)

Google scholar

task with parallel execution <near> single opera

Search

[Advanced Scholar Search](#)

[Scholar Preferences](#)

**Scholar** [Articles and patents](#) [anytime](#) [include citations](#) Results **1 - 10** of about **17,200**. (0.24 sec)

**[CITATION]** RP3 processor-memory element

WC Branlley, KP McAuliffe, J ... - The cache coherence ..., 1996 - IEEE Computer Society

[Cited by 133](#) - [Related articles](#)

**Extensibility safety and performance in the SPIN operating system**

BN Bershad, S Savage, P Pardyak, EG Sirer, ... - ... on **Operating systems** ..., 1995 - portal.acm.org

... pose network protocol implementations are frequently inadequate for supporting the demands of high perfor- mance **parallel** applications [von Eicken et al. 92]. Other ... Co-location. **Operating system** extensions are dy- namically linked into the kernel **virtual address** space. ...

[Cited by 1102](#) - [Related articles](#) - [BL Direct](#) - [All 12 versions](#)

**A VLIW architecture for a trace scheduling compiler-** [illinois.edu](#) (PDF)

RP Colwell, RP Nix, JJ O'Donnell, DB ... - IEEE Transactions ..., 1988 - doi.ieeecomputersociety.org

... These "scoreboards" perform the same scheduling **task** at run time that Multiflow's trace scheduling compacting compiler ... The process by which programs are converted into highly **parallel** wide-instruction-word code is ... L Fig. 1. Block diagram of an ideal VLIW **execution** engine. ...

[Cited by 503](#) - [Related articles](#) - [All 20 versions](#)

**Embra: Fast and flexible machine simulation-** [psu.edu](#) (PDF)

E Witchel, M Rosenblum - ACM SIGMETRICS Performance Evaluation ..., 1996 - portal.acm.org

... The primary disadvantage of **parallel execution** is that the ran- dom interleaving (due to load, scheduling, etc.) among the Embra processes makes the simulation non-deterministic. ... **Parallel** Embra is use- ful for testing and positioning **tasks** which do not require repeatabil ...

[Cited by 256](#) - [Related articles](#) - [BL Direct](#) - [All 20 versions](#)

**Machine-independent virtual memory management for paged uniprocessor and ...-** [psu.edu](#) (PDF)

R Rashid, A Tevanian, M Young, DB ... - IEEE Transactions ..., 1988 - doi.ieeecomputersociety.org

... Index Terms-Architecture independence, Mach, **parallel** op- erating **systems**, UNIX, **virtual** memory. ...

1) A **task** is an **execution** environment in which threads may run. ... in which the data in the object are accessible copy-on-write, or I as the result of a Mach **task**-create operation or a ...

[Cited by 346](#) - [Related articles](#) - [All 83 versions](#)

**Translation** lookaside buffer consistency: a software approach- [psu.edu](#) (PDF)

DL Black, RF Rashid, DB Golub, CR Hill - ACM SIGARCH Computer ..., 1989 - portal.acm.org

... As a result the machine-dependent portion consists of a **single** module, the phys- ical map or pmap module, that implements a simple interface to the memory management hardware. ... **Parallel execution** of a **task** with multiple threads results in the same pmap being used ...

[Cited by 64](#) - [Related articles](#) - [All 12 versions](#)

